The Best Touch Sensor Solution!

LOW POWER OR

GREENCHIP

GreenTouch3LP[™] GTX312L **Capacitive** Touch Sensor

DATASHEET PRELIMINARY VER4.05

www.greenchip.co.kr

Important Notice

COPYRIGHT © 2009 BY GREENCHIP INC. - ALL RIGHTS RESERVED.

GREENCHIP OWNS ALL RIGHT, TITLE AND INTEREST IN THE PROPERTY AND PRODUCTS DESCRIBED HEREIN, UNLESS OTHERWISE INDICATED. NO PART OF THIS DOCUMENT MAY BE TRANSLATED TO ANOTHER LANGUAGE OR PRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM WITHOUT WRITTEN PERMISSION FROM GREENCHIP.

GREENCHIP RESERVES THE RIGHT TO CHANGE PRODUCTS AND SPECIFICATIONS WITHOUT WRITTEN NOTICE. CUSTOMERS ARE ADVISED TO OBTAIN THE LATEST VERSIONS OF ANY PRODUCT SPECIFICATIONS.

GREENCHIP MAKES NO WARRANTIES, EXPRESSED OR IMPLIED, OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OTHER THAN COMPLIANCE WITH THE APPLICABLE GREENCHIP SPECIFICATION SHEET FOR THE PRODUCT AT THE TIME OF DELIVERY. IN NO EVENT SHALL GREENCHIP BE LIABLE FOR ANY INDIRECT, INCIDENTAL OR CONSEQUENTIAL DAMAGES AS A RESULT OF THE PRODUCT'S PERFORMANCE OR FAILURE TO MEET ANY ASPECT OF SUCH SPECIFICATION.

GREENCHIP PRODUCTS ARE NOT DESIGNED OR INTENDED FOR USE IN LIFE SUPPORT APPLIANCES, DEVICES OR SYSTEMS WHERE A
MALFUNCTION OF A GREENCHIP DEVICE COULD RESULT IN A PERSONAL INJURY OR LOSS OF LIFE. CUSTOMERS USING OR SELLING GREENCHIP
DEVICES FOR USE IN SUCH APPLICATIONS DO SO AT THEIR OWN RISK AND AGREE TO FULLY INDEMNIFY GREENCHIP FOR ANY DAMAGES
RESULTING FROM SUCH IMPROPER USE OR SALE.

INFORMATION CONTAINED HEREIN IS PRESENTED ONLY AS A GUIDE FOR THE APPLICATIONS OF OUR PRODUCTS. GREENCHIP DOES NOT WARRANT THIS PRODUCT TO BE FREE OF CLAIMS OF PATENT INFRINGEMENT BY ANY THIRD PARTY AND DISCLAIMS ANY WARRANTY OR INDEMNIFICATION AGAINST PATENT INFRINGEMENT. NO RESPONSIBILITY IS ASSUMED BY GREENCHIP FOR ANY PATENT INFRINGEMENT RESULTING FROM USE OF ITS PRODUCTS BY THEMSELVES OR IN COMBINATION WITH ANY OTHER PRODUCTS.

NO LICENSE IS HEREBY GRANTED BY IMPLICATION OR OTHERWISE UNDER ANY PATENT OR PATENT RIGHTS OF GREENCHIP.

THE GREENCHIP LOGO IS A REGISTERED TRADEMARK OF GREENCHIP. THE GreenTouch $3LP^{TM}$ IS A REGISTERED TRADEMARK OF GREENCHIP.

www.greenchip.co.kr

Table of Contents

1.	INTRODUCTION	
2.	FEATURES	5
3.	BLOCK DIAGRAM	
4.	APPLICATIONS	5
5.	ORDERING INFORMATION	5
6.	MARKING INFORMATION	5
7.	PIN DESCRIPTION	6
	7.1 PACKAGE INFORMATION (QFN-32L PACKAGE)	6
	7.2 PIN CONFIGURATION	
8.	FUNCTION DESCRIPTION	8
	8.1 INTERNAL AND EXTERNAL RESET (NRST)	8
	8.2 IMPLEMENTATION FOR TOUCH SENSING (SIN1 ~ SIN12, RIN)	
	8.3 IMPLEMENTATION FOR INTERRUPT (INT)	
	8.4 CTRL OPTION SELECTION (CTRL)	
	8.5 I2C INTERFACE (SCL, SDA, CTRL)	
	8.5.1 DEVICE ADDRESSING	
	8.5.2 READ OPERATION	14
	8.5.3 WRITE OPERATION	
9.	REGISTER DESCRIPTION	15
	9.1 QUICK REGISTER MAP	15
	9.2 REGISTER CONFIGURATION	18
	9.2.1 01H REGISTER	
	9.2.2 02H, 03H REGISTER	
	9.2.3 04H, 05H REGISTER	19
	9.2.4 0AH REGISTER	20
	9.2.5 0BH REGISTER	20
	9.2.6 0CH REGISTER	21
	9.2.7 OFH REGISTER	21
	9.2.8 10H REGISTER	22

	9.2.9 11H REGISTER	23
	9.2.10 13H REGISTER	24
	9.2.11 14H REGISTER	25
	9.2.12 15H REGISTER	25
	9.2.13 17H REGISTER	
	9.2.14 18H REGISTER	
	9.2.15 19H REGISTER	
	9.2.16 20H~2BH REGISTER	
10 .	ELECTRICAL CHARACTERISTICS	29
	10.1 ABSOLUTE MAXIMUM RATINGS	29
	10.2 I/O ELECTRICAL CHARACTERISTICS	30
	10.3 RESET CHARACTERISTICS	32
	10.4 INTERRUPT OUTPUT CHARACTERISTICS	32
	10.5 SENSING INPUT CHARACTERISTICS	32
	10.6 SYSTEM CHARACTERISTICS	33
	10.7 I2C INTERFACE TIMING CHARACTERISTICS	34
	10.8 ESD CHARACTERISTICS	35
	10.9 LATCH-UP CHARACTERISTICS	35
11.	APPLICATION	36
	11.1 EXAMPLE CIRCUIT (QFN-32L PACKAGE)	36
	11.2 APPLICATION NOTES	
12.	PACKAGE DIMENSION (QFN-32L PACKAGE)	39
	• •	

${f 1}$. INTRODUCTION

The GTX312L is one of the GreenTouch3LP™ capacitive touch sensor series. Especially the GTX312L can do capacitance sensing with 12 channels under above GreenTouch3LP™ engine operation. Thanks to the GreenTouch3LP™ low power engine, a variety of battery powered applications can increase product usage time. Also based on the technology of the existing GreenTouch3™ engine, reliability can be secured against various noise and environmental changes.


The internal control registers are readable and writable using I2C interface.

The GTX312L can be applied under wide supply voltage range from 1.8V to 5.5V. The CTRL pin of the GTX312L provides switchable chip ID that make a couple of chip parallel operations on the same I2C bus.

2. FEATURES

- 12 channels cap. sensing input
- Embedded GreenTouch3LP[™] Engine
 - Analog compensation circuit
 - Embedded digital noise filter
 - Intelligent sensitivity calibration
 - Low power enhancer
- I2C interface support
- Provide interrupt function
- Provide slide mode
- Provide "REGISTER WRITING LOCK" function
- Wide supply voltage range: 1.8V to 5.5V
 - Single supply operation
- Package type
 - QFN-32L (5.00x5.00x0.75,e=0.50)
- RoHS compliant

3. BLOCK DIAGRAM



4. APPLICATIONS

- Multi key application Door lock, Remote controller and Etc.
- Portable Electronics Mobile phone, MP3, PMP, PDA, Navigation, Digital Camera, Video Camera and Etc.
- Multimedia Devices Digital photo frame, Home theater system and Etc.

5. ORDERING INFORMATION

Part No.	Package
GTX312L-QN	QFN-32L (5.00x5.00x0.75,e=0.50)


6. MARKING INFORMATION



7. PIN DESCRIPTION

This section describes the pin names and pin functions of GTX312L. Pinout configuration also illustrated as below. The GTX312L device is available in the following packages.

7.1 PACKAGE INFORMATION (QFN-32L PACKAGE)



7.2 PIN CONFIGURATION

No.	Name	Туре	Description
1	N.C	-	-
2	N.C	-	-
3	SIN5	AO	Channel 5: Touch sensing input
4	SIN6	AO	Channel 6: Touch sensing input
5	SIN7	AO	Channel 7: Touch sensing input
6	SIN8	AO	Channel 8: Touch sensing input
7	SIN9	AO	Channel 9: Touch sensing input
8	N.C	-	-
9	SIN10	AO	Channel 10: Touch sensing input
10	N.C	-	-
11	SIN11	AO	Channel 11: Touch sensing input
12	SIN12	AO	Channel 12: Touch sensing input
13	GND	GND	Ground connection
14	N.C	-	-
15	RIN	AO	Capacitance reference input
16	NRST	DI	Reset control pin (Active LOW)
17	CTRL	AO/DI	CTRL Option (Refer to CTRL OPTION SELECTION)
18	SCL	DI	I2C serial clock input
19	SDA	DIO	I2C serial data communication pin
20	INT	DO	Interrupt output pin
21	N.C	-	-
22	N.C	-	-
23	N.C	-	-
24	N.C	-	-
25	N.C	-	-
26	N.C	-	-
27	N.C	-	-
28	VDD	PWR	Supply Voltage
29	SIN1	AO	Channel 1: Touch sensing input
30	SIN2	AO	Channel 2: Touch sensing input
31	SIN3	AO	Channel 3: Touch sensing input
32	SIN4	AO	Channel 4: Touch sensing input

NOTE: DI: Digital Input, DO: Digital Output, DIO: Digital Input and Output, AI: Analog Input, AO: Analog Output, PWR: POWER


8. FUNCTION DESCRIPTION

8.1 INTERNAL AND EXTERNAL RESET (NRST)

The GTX312L has both internal power-on reset and external reset functions. The internal reset operation is used for initial power-on reset and the external reset operation is done by NRST pin.

Low pulse signal by NRST pin is for an abrupt reset which is required for intensive system reset. The NRST pin might be floating and no external reset components are required when the external reset is not in use.

The internal power reset sequence is represented as below.



The internal V_{DELAY} voltage starts to rise when VDD come up to V_{DD_RST} level. The internal reset pulse is maintained as low between t1 and t2. During this low pulse period, the internal power reset operation is finished. Every time when VDD drops under V_{DD_RST} internal reset block makes V_{DELAY} signal low and then internal reset pulse drops to low. By above internal reset operation sequence GTX312L gets more certain and more correct power reset function than any others.

The external reset using NRST pin is activated during low input pulse. The intensive system reset can be easily obtained by this low pulse input to the NRST pin. More than 10usec low pulse period is required for proper reset. Because NRST pin has an internal pull-up resistor (typical value is $30K\Omega$), the NRST pin might be floating.

8.2 IMPLEMENTATION FOR TOUCH SENSING (SIN1 ~ SIN12, RIN)

SIN inputs (SIN1~SIN12) and RIN input are used for touch detection of capacitance variation sensing. The SIN input pins are connected to touch sensing pad and catches capacitance variation caused by direct touch or approach. And RIN input for the reference capacitance is connected to a capacitor and resistor to compensate capacitance difference between SIN inputs and RIN input. The GTX312L compares each capacitance of SIN input and that of RIN input and determines touch detection of each channel when capacitance of each SIN input increases. So, for correct capacitance comparison between SIN inputs and RIN input, approximately equal initial-steady state capacitance between SIN inputs and RIN input are recommended. User can compensate initial-steady state capacitance difference between SIN inputs and RIN input by adding capacitor to RIN pin. Typically, the appropriate C_{RIN} capacitor value is 3pF plus the average value of the SIN input capacitors.


The GTX312L also has various intelligent sensing functions to determine valid touch from error or sensitivity problems caused by various environmental noise effects. These advanced sensing methods will help making faultless touch key systems under the worst conditions.

The internal intelligent sensitivity adjustment algorithm removes sensitivity rolling caused by system noise, circuit deviation, and circumstantial drift. The GTX312L has a special noise elimination filter for more powerful noise rejection and it will be very helpful for proper touch operation even if the system operates under deteriorative environment conditions.

The GTX312L SIN inputs have an internal series resistor for ESD protection. The additional external series resistors are profitable for prevention of abnormal actions caused by radiation noise or electrical surge pulse. In any case, if the additional external series resistor ($R_{SIN1\sim12}$) of each SIN input is required, then it should be less than 1.5K Ω to SIN and the location of resister is recommended as closer to the SIN pins. For $C_{SIN1\sim12}$, C_{RIN} capacitor, less than 50pF capacitor can be used.

The SIN input routing lines are desirable to be routed as short as possible and the width of routing lines should be as narrow as possible and should be placed on bottom metal. In other words, a touch PAD and other parts should be placed on different metal each other. The additional extension line pattern of RIN input on application PCB can help prevention of abnormal actions caused by radiation noise, but excessive long RIN input line can be a reason for failure of touch detect. The SIN inputs and RIN input lines are desirable to be routed as far as possible from impedance varying path such as LED drive current path. All touch sensing pads are recommended to be surrounded by GND pattern in order to reduce noise influence.

Implementation circuit for SIN pins and RIN pin is shown in the following figure.




8.3 IMPLEMENTATION FOR INTERRUPT (INT)


The GTX312L provides an interrupt (INT) function to reduce a communication load between MCU and GTX312L. The INT will indicate a point of time that the output status registers at the address 02h and 03h changes and MCU needs to read it. The INT pin has an open drain NMOS structure hence a couple of $k\Omega$ pull-up resistor must be required.

(See register address 10h = INT_MODE)

The basic implementations for active low modes are shown in the following figure.




Two interrupt mode operations are shown in the following figure.



8.4 CTRL OPTION SELECTION (CTRL)

In the GTX312L, three options are available by CTRL pin connection. Each option and its connections are shown in the table and figures below. This CTRL pulse signal starts at internal power reset time and finishes after a few operation period and options setting. For more detail sensitivity adjustment, C_{SIN} capacitors should be used.

Each options and respective connection are shown in the following table.




8.5 I2C INTERFACE (SCL, SDA, CTRL)

The I2C-bus is for 2-way, 2-line communication between different ICs or modules. The serial bus consists of two bidirectional lines; one for data signals (SDA), and one for clock signals (SCL).

Both the SDA and SCL lines be connected to a positive supply voltage via a internal pull-up resistor (typical $10k\Omega$) to prevent open gate leakage current in input mode. But the lines must be connected to a positive supply voltage via a pull-up additional external resistor.

The internal oscillator is disabled when all of both the SDA and SCL lines are high for saving current consumption.

The simple internal block diagram for SCL and SDA is shown in the following figure.




8.5.1 DEVICE ADDRESSING

Following a START condition, the bus master must output the address of the slave it is accessing. To conserve power, no internal pull-up resistors are incorporated on the hardware selectable pins(CTRL) and it must be connected to VDD, GND or OPEN.


The last bit of the slave address defines the operation to be performed. When set to logic 1, a read operation is selected, while a logic 0 selects a write operation.

The following figure represents the I2C slave address map.




8.5.2 READ OPERATION

The following figure represents the I2C normal mode read operation.



8.5.3 WRITE OPERATION

The following figure represents the I2C normal mode write operation.



9. REGISTER DESCRIPTION

9.1 QUICK REGISTER MAP

0 -1 -1	D AA	Reset				Da	ata				
Address	R/W	Value	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
00h											
		B6h									
01h	R/W	B2h	1	0	1	1	(CHIP_ID[3:1	.]	0	
		B0h									
026	D		TOUCH_	TOUCH_	TOUCH_	TOUCH_	TOUCH_	TOUCH_	TOUCH_	TOUCH_	
02h	R	-	OUT8	OUT7	OUT6	OUT5	OUT4	OUT3	OUT2	OUT1	
03h	R	-	0	0	_	_	TOUCH_	TOUCH_	TOUCH_	TOUCH_	
0311	1		U	0	OUT12	OUT11	OUT10	OUT9			
04h	R/W	FFh	SIN8_	SIN7_	SIN6_	SIN5_	SIN4_	SIN3_	SIN2_	SIN1_	
0 111	11/ 44	1111	CH_EN	CH_EN	CH_EN	CH_EN	CH_EN	CH_EN	CH_EN	CH_EN	
05h	R/W	3Fh	0	0	1	1	SIN12_	SIN11_	SIN10_	SIN9_	
	19 **	,	3			_		CH_EN	CH_EN	CH_EN	CH_EN
06h											
07h											
08h											
09h											
0.41	5.047	241				-		•		MON_	
0Ah	R/W	31h	0	0	1	1	0	0	0	RST	
				_	_	_	_		_	SOFT_	
0Bh	R/W	00h	0	0	0	0	0	0	0	RST	
										I2C_	
0Ch	R/W	/W 00h	00h 0	0	0	0	0	0	0	PU_DIS	
0Dh											
0Eh											
0Fh	R/W	5Ah			D	L .EGISTER_V	VRITE LOC	.K			
UFII	r/ vv	SAII			R	EGISTER_V	AVIIE TOC	.IX			

NOTE: The blank register is assigned FFh data.

A 1.1	D 04/	Reset				Da	ıta			
Address	R/W	Value	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
10h	R/W	11h	0	0	0	INT_ MODE	0	0	0	MULTI_ MODE
11h	R/W	32h	0		EXP_TIME		0 0 EXP_EN			EXP_ MODE
12h										
13h	R/W	0Ah	0	0	0	0		CAL_	TIME	
14h	R/W	00h	0	0	0	0		SEN_IDI	LE_TIME	
15h	R/W	01h	0	0	0	0	SEN_IDLE_TIME_SUFFIX			
16h										
17h	R/W	03h	0	0	0	0	0	BUSY	_TO_IDLE_	TIME
18h	R/W	00h	0	0	0	0	0	0	0	i2B_ MODE
19h	R/W	00h	0	0	0	0	0	0	0	SLIDE _MODE
1Ah										
1Bh										
1Ch										
1Dh										
1Eh										
1Fh										

NOTE: The blank register is assigned FFh data.

A 1.1	D AM	Reset				Da	ata				
Address	R/W	Value	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
20h			0	0	SENSITIVITY1						
21h			0	0			SENSI	TIVITY2			
22h			0	0			SENSITIVITY3				
23h			0	0		SENSITIVITY4 SENSITIVITY5					
24h			0	0							
25h	D /\\/	OFh	0	0	SENSITIVITY6 SENSITIVITY7						
26h	R/W	0Fh	0	0							
27h			0	0			SENSI	TIVITY8			
28h			0	0			SENSI	TIVITY9			
29h			0	0			SENSIT	TVITY10			
2Ah			0	0			SENSIT	TVITY11			
2Bh			0	0			SENSIT	TVITY12			
2Ch	R/W	0Fh	0	0	0	0	1	1	1	1	
2Dh	R/W	0Fh	0	0	0	0	1	1	1	1	
2Eh											
2Fh											

NOTE: The blank register is assigned FFh data.

9.2 REGISTER CONFIGURATION

9.2.1 01H REGISTER

Adduses	R/W	Reset		Data							
Address	IX) VV	Value	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
	R/W,		1	0	1	1	CHIP_ID[3:1]			0	
016		B6h ⁽¹⁾	1	0	1	1	0	1	1	0	
01h		B2h ⁽²⁾	1	0	1	1	0	0	1	0	
		B0h ⁽³⁾	1	0	1	1	0	0	1	0	

CHIP_ID[3:1]	Hardware selectable	chip ID bit
	CTRL pin = VDD,	$CHIP_ID[3:1] = 011$
	CTRL pin = OPEN,	$CHIP_ID[3:1] = 001$
	CTRL pin = GND,	$CHIP_ID[3:1] = 000$
	NOTE: This bit might	be controlled by CTRL pin.

NOTE: (1) CTRL pin = VDD, (2) CTRL pin = OPEN, (2) CTRL pin = GND

9.2.2 02H, 03H REGISTER

Adduses	R/W	Reset		Data								
Address	IX) VV	Value	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
02h	R	R -	TOUCH_									
0211			OUT8	OUT7	OUT6	OUT5	OUT4	OUT3	OUT2	OUT1		
03h	0	D	0	0			TOUCH_	TOUCH_	TOUCH_	TOUCH_		
0311	R	-	U	0	-	-	OUT12	OUT11	OUT10	OUT9		

TOUCH_OUTn(1)	Each of SIN touch detection status bit
	0 = No touch detection
	1 = Touch detection.
	NOTE: It's set '1' when touch detection occur.

NOTE: (1) $n = SIN1 \sim SIN12$ pin

9.2.3 04H, 05H REGISTER

Adduses	D AM	Reset	Data									
Address	R/W	Value	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
04h	R/W		SIN8_	SIN7_	SIN6_	SIN5_	SIN4_	SIN3_	SIN2_	SIN1_		
			CH_EN	CH_EN	CH_EN	CH_EN	CH_EN	CH_EN	CH_EN	CH_EN		
		FFh	1	1	1	1	1	1	1	1		
		0 0 1	1	1	SIN12_	SIN11_	SIN10_	SIN9_				
05h	R/W		0	0	1	1	CH_EN	CH_EN	CH_EN	CH_EN		
		3Fh	0	0	1	1	1	1	1	1		

SINn ⁽¹⁾ _CH_EN	Each of channel(SIN1~12) enable/disable bits
	0 = disable
	1 = enable
	NOTE: It's configured with the new offset when the SINn ⁽¹⁾ _CH_EN bit is enabled.

NOTE: (1) $n = SIN1 \sim SIN12$ pin

NOTE: After power-up, the address 05h should be written by 0Fh data for lower current consumption.

9.2.4 OAH REGISTER

Address R/W	D ///	Reset	Data								
	Value	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
			0	0	0	0	0	0	0	MON_	
0Ah	R/W		O	O	O	O	O	O	O	RST	
		31h	0	0	1	1	0	0	0	1	

MON_RST	Internal and external reset monitoring bit 0 = not active and clear bit by user 1 = active and set bit by GTX312L
	NOTE: It's set '1' when GTX312L is reset.

9.2.5 OBH REGISTER

Address R/W	D AM	Reset		Data								
	Value	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
			0	0	0	0	0	0	0	SOFT_		
0Bh	R/W		U	U	U	U	U	U	U	RST		
		00h	0	0	0	0	0	0	0	0		

SOFT_RST	Soft reset bit
	0 = Operation mode
	1 = Sleep mode.
	NOTE: Current consumption can be saved and Touch engine is not work in sleep mode.
	NOTE: It's configured with the new offset when the SOFT_RST bit is changed from sleep mode to operation mode.
	NOTE: All the value of register are not changed by SOFT_RST bit.

9.2.6 OCH REGISTER

Address R/W	D ///	D ///	D /\A/	D //A/	D AM	D AM	D ///	D //	D /\/	Reset				Da	ıta			
	K/VV	Value	Value Bit7 Bit6 Bit5 Bit4 Bit3 Bit2															
			0	0	0	0	0	0	0	I2C_								
0Ch	R/W		U	U	U	U	U	U	U	PU_DIS								
		00h	0	0	0	0	0	0	0	0								

I2C_PU_EN	I2C pull-up control bit
	0 = enable
	1 = disable

9.2.7 OFH REGISTER

Address R/W		Reset	t Data							
Address	K/VV	Value	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0.51	D AAA				R	EGISTER_V	VRITE_LOC	K		
0Fh	R/W	5Ah	0	1	0	1	1	0	1	0

REGISTER_WRITE_LOCK	Register write lock bit
	5Ah = All of registers can be read and write.
	Other = All of registers are locked. But it's possible to read registers.
	NOTE: When I2C is not used to write operation, it is recommended to prevent the write operation by using the "REGISTER_WRITE_LOCK" function.

9.2.8 10H REGISTER

Address R/W	Reset		Data								
	Value	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
				0		0	INT_	0	0	0	MULTI_
10h	R/W		U	U	U	MODE	U	U	U	MODE	
		11h	0	0	0	1	0	0	0	1	

INT_MODE	Interrupt operation mode selection bit
	0 = Pulse mode.
	1 = Level mode.
MULTI_MODE	Touch engine mode selection bit
	0 = Single touch mode
	1 = Multi touch mode.

9.2.9 11H REGISTER

Adduses	D ///	Reset	Data									
Address	Address R/W	Value	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
111	441 5 344		0		EXP_TIME		0	0	EXP_EN	EXP_		
11h	R/W									MODE		
		32h	0	0	1	1	0	0	1	0		

EXP_TIME ⁽¹⁾	Touch expire time selection bit								
	000 = 5sec	100 = 25sec							
	001 = 10sec	101 = 30sec							
	010 = 15sec	110 = 35sec							
	011 = 20sec								
EXP_EN	Touch expire enable bit								
	0 = disable								
	1 = enable								
	NOTE: It's configured with the new offset wh	en the touch expire function is executed.							
EXP_MODE	Touch expire mode bit								
	0 = expire count is not restarted wheneve	r a different touch occurs							
	1 = expire count is restarted if a different	touch occur							

9.2.10 13H REGISTER

Address	R/W	Reset	Data								
		Value	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
121	D AM		0	0	0	0		CAL_	TIME		
13h	R/W	0Ah	0	0	0	0	1	0	1	0	

CAL_TIME ⁽¹⁾	Calibration time selection bit	
	0000 = 0ms + 1 period	1000 = 800ms + 1 period
	0001 = 100ms + 1 period	1001 = 900ms + 1 period
	0010 = 200ms + 1 period	1010 = 1000ms + 1 period
	0011 = 300ms + 1 period	1011 = 1100ms + 1 period
	0100 = 400ms + 1 period	1100 = 1200ms + 1 period
	0101 = 500ms + 1 period	1101 = 1300ms + 1 period
	0110 = 600ms + 1 period	1110 = 1400ms + 1 period
	0111 = 700ms + 1 period	1111 = No Calibration
	NOTE:	
	(1) The calibration time to protect from env	rironmental change
	(2) Deviation: ±30% (@5.0V)	

9.2.11 14H REGISTER

Address F	D ///	R/W Reset Value	Data								
	r/vv		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
141 50	D // //	D ///	0	0	0	0		SEN_IDI	LE_TIME		
14h	R/W	00h	0	0	0	0	0	0	0	0	

SEN_IDLE_TIME(1)	Idle time section bit								
	0000= 1ms	0100= 400ms	1000= 800ms	1100= 1200ms					
	0001= 100ms	0101= 500ms	1001= 900ms	1101= 1300ms					
	0010= 200ms	0110= 600ms	1010= 1000ms	1110= 1400ms					
	0011= 300ms	0111= 700ms	1011= 1100ms	1111= 1500ms					
	NOTE: The idle time	equation is as follows.							
	IDLE_TIME = SEN_IDLE_TIME[3:0] + SEN_IDLE_TIME_SUFFIX[3:0]								
	Ex> 110ms = 100ms +	10ms							

NOTE: (1) Test condition: VDD = 3.0V, TA = $25^{\circ}C$

9.2.12 15H REGISTER

Address	R/W	D //A/	Reset	Data								
		Value	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
15h R/W	D /\A/		0	0	0	0	SEN_IDLE_TIME_SUFFIX					
	K/VV	01h	0	0	0	0	0	0	0	1		

SEN_IDLE_TIME_SUFFIX(1)	Idle time suffix see	ction bit						
	0000= 0ms	0100= 40ms	1000= 80ms	1100= 120ms				
	0001= 10ms	0101= 50ms	1001= 90ms	1101= 130ms				
	0010= 20ms	0010= 20ms						
	0011= 30ms	0111= 70ms	1011= 110ms	1111= 150ms				
	NOTE: The idle time equation is as follows. IDLE TIME = SEN IDLE TIME[3:0] + SEN IDLE TIME SUFFIX[3:0]							
	Ex> 110ms = 100ms	s + 10ms						

9.2.13 17H REGISTER

Address	R/W	Reset	Data								
		Value	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
171		0	0	0	0	0	BUSY	_TO_IDLE_T	IME		
17h	R/W	03h	0	0	0	0	0	0	1	1	

BUSY_TO_IDLE_TIME(1)	Busy to Idle time selection bit	
	000 = 0sec (disable)	100= 4sec
	001 = 1sec	101= 5sec
	010 = 2sec	110= 6sec
	011 = 3sec	111= 7sec

9.2.14 18H REGISTER

Address	R/W	РΛМ	Reset				Da	ıta			
		Value	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
18h R/			0	0	0	0	0	0	0	I2B_	
	R/W		U	U	U	0	U	U	0	MODE	
		00h	0	0	0	0	0	0	0	0	

I2B_MODE	Idle to busy mode control bit
	0 = auto mode
	1 = manual mode

9.2.15 19H REGISTER

A al alva a a	D AM	Reset	Data								
Address	R/W	Value	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
19h R/\			0	0	0	0	0	0	0	SLIDE	
	R/W		0	U	U	0	0	U	0	_MODE	
		00h	0	0	0	0	0	0	0	0	

SLIDE_MODE	Slide mode enable bit
	0 = disable
	1 = enable

9.2.16 20H~2BH REGISTER

Adduses	D AM	Reset				Data					
Address	R/W	Value	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
			0	0			SENSIT	TIVITY1			
			0	0			SENSIT	TIVITY2			
			0	0			SENSI	TIVITY3			
			0	0			SENSIT	TIVITY4			
			0	0		SENSITIVITY5					
20h			0	0			SENSIT	TIVITY6			
~	R/W		0	0			SENSIT	TIVITY7			
2Bh			0	0			SENSIT	TIVITY8			
			0	0			SENSIT	TIVITY9			
			0	0			SENSIT	IVITY10			
			0	0	SENSITIVITY11						
			0	0	SENSITIVITY12						
		0Fh	0	0	0	0	1	1	1	1	

SENSITIVITYn(1)	Touch sensitivity control bit
	03h = Very high sensitive
	3Fh = Very high insensitive
	NOTE: It's recommended to use 0Ch~3Fh values at the sensitivity setting.

NOTE: (1) $n = SIN1 \sim SIN12$ pin

10. ELECTRICAL CHARACTERISTICS

10.1 ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	Min	Тур.	Max	Units
Maximum supply voltage	V _{DD_MAX}		-0.3		6.0	V
Supply voltage range ⁽¹⁾	V_{DD_RNG}		-0.3		6.0	V
Voltage on any input pin	\/		-0.3		VDD	V
Voltage on any input pin	V _{IN_MAX}		-0.5		+0.3	V
Maximum current into any pin	I _{MIO}		-100		100	mA
Power dissipation	P _{MAX}		-		800	mW
Storage temperature	T _{STG}		-65		150	$^{\circ}$
Operating humidity	H _{OP}	8 hours	5		95	%
Operating temperature	T _{OPR}		-40		85	$^{\circ}$
Junction temperature	T _J		-40		125	°C

NOTE: (1) This is the real valid power supply voltage range considering allowable supply tolerance. It cannot be used as target supply voltage range which is separately presented at below I/O ELECTRICAL CHRACTERISTICS.

10.2 I/O ELECTRICAL CHARACTERISTICS

This section includes information about power supply requirements and I/O pin characteristics.

(TA = -25 to 85°C, V_{DD} = 1.8V to 5.5V)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Target supply voltage	V_{DD}		1.8	3.0 / 5.0	5.5	V
Current consumption	I _{DD}	Standby mode @IDLE_TIME=200ms ⁽¹⁾ @SENSING_CNT=3,000cnt ⁽²⁾	-	17	1	uA
	(VDD=3.0V)	Standby mode @IDLE_TIME=200ms ⁽¹⁾ @SENSING_CNT=2,000cnt ⁽³⁾	-	15	ı	uA
	I _{DD}	Standby mode @IDLE_TIME=200ms ⁽¹⁾ @SENSING_CNT=3,000cnt ⁽²⁾	-	31	-	uA
	(VDD=5.0V)	Standby mode @IDLE_TIME=200ms ⁽¹⁾ @SENSING_CNT=2,000cnt ⁽³⁾	-	28	ı	uA
Input high voltage	V _{IH}	All input pins	0.7VDD	-	VDD	V
					+ 0.3	
Input low voltage	V _{IL}	All input pins	-0.3	-	0.3VDD	V
Output low voltage	V _{VOL}	All output pins	-	-	0.4	V
		(I _{OL} = 10mA,				
		VDD = 5.0V)				
Output sink current ⁽⁴⁾	I _{SINK}	All output pins	-	-	10	mA
		(Active low)				
Output high leakage current	I _{LOH}		-	-	1	uA

NRST internal pull-up resister ⁽⁴⁾	R _{PU_RST}	-	30	-	kΩ
SDA Internal Pull-up Resister ⁽⁴⁾	R _{PU_SDA}	-	30	-	kΩ
SCL Internal Pull-up Resister ⁽⁴⁾	R _{PU_SCL}	-	30	-	kΩ

NOTE:

- (1) refer to address=14h(SEN_IDLE_TIME) and address=15h(SEN_IDLE_TIME_SUFFIX) registers
- (2) SENSING_CNT=3,000cnt register configuration address 40h=04h, address 41h=02h, address 42h=02h, address 43h=01h address 44h=00h, address 45h=03h, address 46h=00h, address 47h=00h
- (3) SENSING_CNT=2,000cnt register configuration address 40h=02h, address 41h=01h, address 42h=01h, address 43h=00h address 44h=02h, address 45h=03h, address 46h=00h, address 47h=02h
- (4) Test condition: VDD = 3.0V, $TA = 25^{\circ}C$ and normal operation mode under default control register value. (Unless otherwise noted)

10.3 RESET CHARACTERISTICS

 $(TA = -25 \text{ to } 85^{\circ}\text{C}, V_{DD} = 1.8\text{V to } 5.5\text{V})$

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
NRST input high width	t _{RST}		10	-	-	usec
POR ⁽¹⁾ Time	t _{POR}		-	-	600	usec
POR voltage	V _{POR}		-	1.5	-	V

NOTE: (1) POR = Internal Power-On Reset

10.4 INTERRUPT OUTPUT CHARACTERISTICS

(TA = -25 to 85°C, V_{DD} = 1.8V to 5.5V)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
INT low pulse width	t _{INT}		1	5	-	msec

10.5 SENSING INPUT CHARACTERISTICS

(TA = -25 to 85°C, V_{DD} = 1.8V to 5.5V)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Minimum detectable input	ΔC _{S_MIN}		0.1	-	-	рF
capacitance variant						
Maximum input	C _{EXT_MAX}		-	-	50	рF
external capacitance						
Sensitivity selection steps	N _{SEN}		-	55	-	step
Sense OSC internal	R _{INT}		-	140	-	Ω
series resistor						
external SIN series resistor	R _{EXT_SIN}		-	560	1.5K	Ω

10.6 SYSTEM CHARACTERISTICS

(TA = -25 to 85°C, V_{DD} = 1.8V to 5.5V)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Time for stable I2C	t _{I2C}		1	-	-	msec
communication after reset						
Time for stable Touch	t _{OP}		500	-	-	msec
Operating after Reset						
Touch On response time	t _{ON}	1 channel Touch at	-	80	-	msec
		all of register				
		default				


10.7 I2C INTERFACE TIMING CHARACTERISTICS

 $(TA = -25 \text{ to } 85^{\circ}\text{C}, V_{DD} = 1.8\text{V to } 5.5\text{V})$

Davamatav	Comple of	Standar	d-mode	Fast-	mode	11:4
Parameter	Symbol	Min.	Max.	Min.	Max.	Unit
SCL clock frequency	f _{SCL}	-	100	1	400	kHz
Hold time for START condition	t _{STA_H}	4.0	-	0.6	1	us
LOW period of the SCL clock	t _{LOW}	4.7	-	1.3	1	us
HIGH period of the SCL clock	t _{HIGH}	4.0	-	0.7	1	us
Set-up time for START condition	t _{STA_S}	4.7	-	0.6	-	us
Data hold time	t _{DAT_H}	5	-	40	-	ns
Data set-up time	t _{DAT_S}	250	-	100	-	ns
Rise time of both SDA and SCL	+		1000	20 +	200	20
signals	t _R	-	1000	0.1 C _b ⁽²⁾	300	ns
Fall time of both SDA and SCL	+		300	20 +	300	20
signals	t _F	-	300	0.1 C _b ⁽²⁾	300	ns
Set-up time for STOP condition	t _{STO_S}	4.0	-	0.6	1	us
Bus free time between a STOP	+	4.7		1.3		-15
and START condition	t _{BUF}	4.7	-	1.5	-	us
Capacitive load for each bus line	Cb	-	400		400	pF

NOTE:

- $(1) \ All \ values \ referred \ to \ VIH \ and \ VIL \ levels \ (please \ refer \ to \ I/O \ ELECTRICAL \ CHRACTERISTICS).$
- (2) C_b = total capacitance of one bus line in pF.



10.8 ESD CHARACTERISTICS

Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage. During the device qualification, ESD stresses were performed for the Human Body Model (HBM), the Machine Model (MM) and the Charge Device Model (CDM).


Rating	Symbol	Value	Unit
Human body model (HBM)	V_{HBM}	±8000	V
Machine model (MM)	V_{MM}	±500	V
Charge device model (CDM)	V _{CDM}	±2000	V

10.9 LATCH-UP CHARACTERISTICS

Rating	Symbol	Polarity	Value	Unit
I test	I _{LAT_POS}	Positive	200	mA
	I _{LAT_NEG}	Negative	200	mA
V supply over V _{DD_MAX}	V _{LAT_POS}	Positive	~8.5	V

11. APPLICATION

11.1 EXAMPLE CIRCUIT (QFN-32L PACKAGE)



NOTE: $R_{EXT_SIN} = 560\Omega$ (recommend), $R_{PU_I2C} = 10K\Omega$ (recommend)

 $C_{EXT_RIN} = C_{EXT_SIN} + 3pF$ (recommend)

NOTE: The values of resistance and capacitance can be changed depending on the application set.

NOTE: It is recommended to make empty space on PCB artwork for install the capacitance later, currently even if the capacitance is not needed on the SIN ports.

11.2 APPLICATION NOTES

Normally a touch sensing operation is ultimately impedance variation sensing. Hence a touch sensing system is recommended to be taken care of prevention of the external sensing disturbance. Although the GTX312L has enough noise rejection algorithms and various protection circuits to prevent error touch detection caused by noise and incapable sensing, it is better to take care in noisy applications such as home appliances. There are many measurable or invisible noises in system that can affect the impedance sensing signal or distort that signal. The main principal design issues and required attentions are such as below.

Power Line

- The touch sensor power line is recommended to be split from the other power lines such as relay circuits or LED power that can make pulsation noise on power lines.
- The big inductance that might exist in long power connection line can cause power fluctuation by other noise sources.
- The lower frequency periodic power noise such as a few Hz ~ kHz has more baneful influence on sensitivity calibration.
- An extra regulator for touch sensor is desirable for prevention above power line noises.
- The V_{DD} under shooting pulse less than internal reset voltage (V_{DD RST}) can cause system reset.
- The capacitor connected between V_{DD} and GND is somehow obligation element for buffering above power line noises. This capacitor must be placed as near to IC as possible.

• Sensing (Reference) Input Line for Touch Detect <Note1><Note2>

- The sensing lines for touch detection are desirable to be routed as short as possible and the width of routing path should be as narrow as possible.
- The sensing line for touch detection should be formed by bottom metal, in other words, an opposite metal of a touch PAD.
- The additional extension line pattern of RIN input on application PCB can help prevention of abnormal actions caused by radiation noise, but excessive long RIN input line can be a reason for failure of touch detect.
- SIN capacitor is useful for sensitivity reduction adjust. A bigger capacitor of SIN makes sensitivity of corresponding channel to be lower.
- The sensing line for touch detection is desirable to be routed as far as possible from impedance varying path such as LED drive current path.
- An unused sensing channel is desirable to be turned off by control register. (Recommendation)

GTX312L DATASHEET

- Additional external series resistors are profitable for prevention of abnormal actions caused by radiation noise or electrical surge pulse. The location of resister is better as near as possible to the SIN and RIN pins for better stable operation.
 - (Refer to IMPLEMENTATION FOR TOUCH SENSING)
- All touch sensing pads are recommended to be surrounded by GND pattern to reduce noise influence.

I2C Interface and Interrupt Applications < Note3>

The SCL is I2C clock input pin and SDA is I2C data input/output pin. SCL and SDA have internal
optional pull-up resistor. So, when I2C interface is not required, SCL and SDA pins can be floating. For
high speed communication, SDA pin needs small pull-up resistor connected to V_{DD} to reduce pulse
rising delay.

(Refer to I2C INTERFACE)

INT is for the output signal that indicates changing of sensing output data. This pin is output only pin
and has active low function. Because INT pin has open drain structure, pull-up resistor is required for
valid output.

(Refer to IMPLEMENTATION FOR INTERRUPT)

• CTRL Option Selection <Note4>

Three optional chip ID are available by CTRL pin connection.
 (Refer to CTRL OPTION SELECTION)

External Reset <Note5>

The NRST pin is for the abrupt reset input signal. The low signal pulse can make system reset. This
pin has also an internal pull-up resistor hence the NRST pin can be floating.

(Refer to INTERNAL AND EXTERNAL RESET)

12. PACKAGE DIMENSION (QFN-32L PACKAGE)

